We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
Standard for Verilog register transfer level synthesis.
STANDARD published on 5.12.2005
Designation standards: BS IEC 62142:2005
Note: WITHDRAWN
Publication date standards: 5.12.2005
SKU: NS-107115
The number of pages: 112
Approximate weight : 367 g (0.81 lbs)
Country: British technical standard
Category: Technical standards BS
Latest update: 2025-12-21 (Number of items: 2 252 887)
© Copyright 2025 NORMSERVIS s.r.o.