We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
IEEE Approved Draft Standard for Integrated Circuit (IC) Open Library Architecture (OLA)
Translate name
STANDARD published on 10.4.2020
Availability | Sold out |
Price | ON REQUEST excl. VAT |
ON REQUEST |
Designation standards: IEEE 1481-2019
Publication date standards: 10.4.2020
SKU: NS-980874
Approximate weight : 300 g (0.66 lbs)
Country: International technical standard
Revision Standard - Active.
Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, the means by which EDA vendors can meet their application performance and capacity needs are discussed.
ISBN: 978-1-5044-6161-0
Number of Pages: 658
Product Code: STDAPE23887
Keywords: chip delay, electronic design automation (EDA), integrated circuit (IC) design, power calculation
Category: Design Automation
Draft Number: - APPROVED DRAFT
Latest update: 2024-04-25 (Number of items: 2 896 007)
© Copyright 2024 NORMSERVIS s.r.o.