Cookies
We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
IEEE 1800.2-2020
IEEE Standard for Universal Verification Methodology Language Reference Manual
Translate name
STANDARD published on 14.9.2020
The information about the standard:
Designation standards: IEEE 1800.2-2020
Publication date standards: 14.9.2020
SKU: NS-1004565
The number of pages: 458
Approximate weight : 1405 g (3.10 lbs)
Country: International technical standard
Category: Technical standards IEEE
Annotation of standard text IEEE 1800.2-2020 :
Revision Standard - Active.
The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.
(The PDF of this standard is available at no cost compliments of the IEEE GET program />
ISBN: 978-1-5044-6991-3
Number of Pages: 458
Product Code: STDPD24241
Keywords: agent, blocking, callback, class, component, consumer, driver, event, export, factory, function, generator, IEEE 1800.2, member, method, monitor, non-blocking, phase, port, register, resource, sequence, sequencer, transaction-level modeling, verification methodology
Category: Design Automation
We recommend:
Technical standards updating
Do you want to make sure you use only the valid technical standards?
We can offer you a solution which will provide you a monthly overview concerning the updating of standards which you use.
Would you like to know more? Look at this page.
