IEEE Standard for Universal Verification Methodology Language Reference ManualTranslate name
STANDARD published on 14.9.2020
Designation standards: IEEE 1800.2-2020
Publication date standards: 14.9.2020
The number of pages: 458
Approximate weight : 1405 g (3.10 lbs)
Country: International technical standard
Category: Technical standards IEEE
Revision Standard - Active.
The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.
ISBN: 978-1-5044-6586-1, 978-1-5044-6777-3, 978-1-5044-6806-0, 978-1-5044-6991-3
Number of Pages: 458
Product Code: STDUD24136, STDAPE24136, STDGT24241, STDPD24241
Keywords: agent, blocking, callback, class, component, consumer, driver, event, export, factory, function, generator, IEEE 1800.2, member, method, monitor, non-blocking, phase, port, register, resource, sequence, sequencer, transaction-level modeling, verification methodology
Category: Design Automation
Draft Number: P1800.2/D8, Mar 2020 - UNAPPROVED DRAFT, P1800.2/D8, Mar 2020 - APPROVED DRAFT
Do you want to be sure about the validity of used regulations?
We offer you a solution so that you could use valid and updated legislative regulations.
Would you like to get more information? Look at this page.
Latest update: 2020-10-29 (Number of items: 2 408 901)
© Copyright 2020 NORMSERVIS s.r.o.