We need your consent to use the individual data so that you can see information about your interests, among other things. Click "OK" to give your consent.
Asset Identification for Electronic Design IP
Translate name
STANDARD published on 5.4.2024
| Availability | IN STOCK |
| Price | ONREQUEST excl. VAT |
| ON REQUEST |
Designation standards: IEEE White Paper
Publication date standards: 5.4.2024
SKU: NS-1170840
Approximate weight : 300 g (0.66 lbs)
Country: International technical standard
Category: Technical standards IEEE
New IEEE Standard - Active.
The Accellera Security Annotation for Electronic Design Integration (SA-EDI) standard provides a framework for producing security assurance collateral for an IP. The root of the standard and its workflow is the identification of assets for a given IP. Once the assets are identified, the corresponding threats and attack surfaces can be determined to help an Integrator address risks in their integrated circuits (ICs). Therefore, if an asset was mistakenly identified, either a false positive or a false negative, the rest of the collateral would become invalid. Unfortunately, the standard provides little guidance on identifying assets and avoiding false positives/negatives. This paper proposes two methodologies for asset identification within an IP using conceptual and structural analysis (CSA) and points of influence and observation (PIO).
ISBN: 979-8-8557-0661-1
Number of Pages: 26
Product Code: STDVA26891
Keywords: assets, asset identification, integrated circuits, intellectual property, IP, P3164, white paper
Do you want to make sure you use only the valid technical standards?
We can offer you a solution which will provide you a monthly overview concerning the updating of standards which you use.
Would you like to know more? Look at this page.
Latest update: 2025-11-16 (Number of items: 2 243 995)
© Copyright 2025 NORMSERVIS s.r.o.